TRCI-26-06705
SoC Design Verification Engineer
This contract role supports subsystem- and SoC-level functional verification, with a strong focus on understanding, enhancing, and debugging existing SystemVerilog/UVM testbenches. The core requirements include constrained-random verification, coverage and checkers, SoC architecture and interfaces, embedded C tests, RTL simulation debugging, and regression and coverage closure. Working knowledge of Python, Perl, or shell scripting and familiarity with version control workflows are also requested; a relevant engineering degree is specified. The supplied experience range is 5–20 years, and the location is listed as Bristol, Cambridgeshire; the description does not specify work mode or a particular product or team. The engagement is contract, and no separate nice-to-have skills are identified in the description.
Position summary
- Location
- United Kingdom
- Workplace
- Hybrid
- Employment
- Contract
- Experience
- Minimum 5 years and Maximum 20 years
Role overview
Why This Role Matters.
This contract role supports subsystem- and SoC-level functional verification, with a strong focus on understanding, enhancing, and debugging existing SystemVerilog/UVM testbenches. The core requirements include constrained-random verification, coverage and checkers, SoC architecture and interfaces, embedded C tests, RTL simulation debugging, and regression and coverage closure. Working knowledge of Python, Perl, or shell scripting and familiarity with version control workflows are also requested; a relevant engineering degree is specified. The supplied experience range is 5–20 years, and the location is listed as Bristol, Cambridgeshire; the description does not specify work mode or a particular product or team. The engagement is contract, and no separate nice-to-have skills are identified in the description.
Your Impact
Deliver Enterprise Value
Help organisations solve complex business problems through modern technology, consulting expertise and measurable outcomes.
Collaboration
Work Across Teams
Collaborate with consultants, architects, engineers and client stakeholders throughout the project lifecycle.
Growth
Learn Continuously
Gain exposure to enterprise technologies, certifications, mentoring and real-world project experience.
Career Path
Grow With Ubique
Build a long-term consulting career with opportunities to take on greater responsibility and leadership over time.
Responsibilities
What You'll Be Doing.
Every role at Ubique contributes directly to solving meaningful business challenges for our clients.
Experience working with existing UVM testbenches, including modifying, extending, and debugging reusable verification components.
Good understanding of constrained-random verification, functional coverage, assertions, scoreboards, and checkers.
Experience in subsystem-level or SoC-level functional verification.
Strong understanding of SoC architectures, bus protocols, register interfaces, and processor-controlled peripherals.
Experience developing, executing, or debugging embedded C tests for processor-based SoC verification.
Ability to debug complex RTL simulation failures using industry-standard simulators and waveform debugging tools.
Experience executing regressions, analyzing failures, and driving functional coverage closure.
Working knowledge of scripting languages such as Python, Perl, or shell scripting.
Familiarity with version control systems and verification development workflows.
Have strong practical experience in debugging and enhancing existing verification environments.
Be comfortable understanding complex, previously developed UVM testbenches rather than relying exclusively on developing new environments from scratch.
Technology stack
Tools & Technologies.
The platforms and technologies you'll use to build modern, enterprise-grade solutions.
SystemVerilog
System Verilog
SV
UVM
Universal Verification Methodology
constrained-random verification
functional coverage
assertions
SVA
scoreboards
checkers
SoC
subsystem verification
bus protocols
register interfaces
processor-controlled peripherals
embedded C
C tests
RTL
RTL simulation
Requirements
Skills & Experience.
We value curiosity, collaboration and continuous learning. If you don't meet every requirement but believe you can make an impact, we'd still love to hear from you.
Essential
Required Qualifications
Hands-on digital design verification using SystemVerilog
UVM testbench reuse, modification, extension, and debugging
Constrained-random verification, functional coverage, assertions, scoreboards, and checkers
Subsystem-level or SoC-level functional verification
SoC architecture, bus protocols, register interfaces, and processor-controlled peripherals
Development, execution, or debugging of embedded C tests for processor-based SoC verification
RTL simulation debugging using industry-standard simulators and waveform tools
Regression execution, failure analysis, and functional coverage closure
Working knowledge of Python, Perl, or shell scripting
Familiarity with version control systems and verification development workflows
Bachelor's or Master's degree in Electronics, Electrical Engineering, Computer Engineering, VLSI, or a related discipline
Preferred
Nice to Have
There are no additional preferred qualifications for this position. If you meet the essential requirements, we encourage you to apply.
What you'll gain
More Than Just A Job.
We're committed to helping every team member grow professionally, personally and technically while working on meaningful projects.
Global Exposure
Collaborate with international clients and multicultural teams on enterprise programmes.
Continuous Learning
Expand your expertise through mentoring, certifications and hands-on project experience.
Career Growth
Take ownership, develop leadership skills and grow your consulting career over time.
Flexible Working
Hybrid and remote collaboration designed around trust and delivering exceptional outcomes.
People First
Join a supportive culture where collaboration, respect and long-term relationships come first.
Enterprise Projects
Work on meaningful technology initiatives for leading organisations across industries.
Apply
Apply for SoC Design Verification Engineer
One page, about two minutes. We only ask for what we actually need to have a first conversation.